We have fabricated 30 nm In 0.7 Ga 0.3 As Inverted-Type HEMTs with outstanding logic performance, scalability and high frequency characteristics. The motivation for this work is the demonstration of reduced gate leakage current in the Inverted HEMT structure. The fabricated devices show excellent L g scalability down to 30 nm. L g = 30 nm devices have been fabricated with exhibit g m = 1.27 mS/μm, S = 83 mV/dec, DIBL = 118 mV/V, I ON /I OFF = 4 x 10 4 , all at 0.5 V. More significantly, the removal of dopants from the barrier suppresses forward gate leakage current by over 100X when compared with equivalent normal HEMTs. The L g = 30 nm devices also feature record high-frequency characteristics for an inverted-type HEMT design with f T = 500 GHz and f max = 550 GHz.
Introduction
As conventional Si CMOS scaling approaches the end of the roadmap, III-V based FETs appear as an increasingly viable alternative to continue transistor size scaling [1] [2] . A great deal of the excitement about the prospects of III-Vs comes from the excellent logic characteristics that have recently been demonstrated in InGaAs HEMTs with gate lengths as small as 30 nm [3] . While being quite far in structure from an ideal logic III-V MOSFET, the HEMT has demonstrated to be an excellent model system to study fundamental device physics and technology issues and to provide well calibrated and relatively parasitic-free device results to support the development of simulators that would allows us to chart the future of a III-V logic technology [4] .
In this regard, there is great value in continuing to push the scaling of HEMTs so as to explore significant device physics issues in the relevant dimensional range. It is well known that lateral scaling demands harmonious vertical scaling. Reduction of insulator thickness results in greatly increased gate leakage current [5] . This is what currently limits the reduction in HEMT lateral dimensions. Suppressing this, would allow us to scale the HEMT below 30 nm while preserving excellent logic characteristics. In this work, we demonstrated an inverted-type HEMT design that mitigates forward gate leakage current by over two orders of magnitude and yields excellent logic characteristics. This device architecture is also directly amenable to the incorporation of a high-K gate dielectric in the gate stack which should allow much further scaling. Fig. 1 shows a cross section of epitaxial layer structure used in this work and a schematic of the fabricated device structure.
Process Technology
Our device features an InAlAs/InGaAs double-heterostructure design where the upper Si-doping is located further away from the channel than in conventional designs (8 nm vs. about 3 nm). As a result, after a triple recess process [5] , the dopant layer is eliminated in the intrinsic device resulting in a dopantfree InAlAs barrier. This gives rise to a conduction band shape for the barrier that, for the same sheet carrier concentration, is more rectangular than in the conventional design, as shown in Fig. 2 . This should significantly suppress gate leakage current, especially in the forward gate bias regime.
Device fabrication follows closely our previous device demonstrations [6] . We use a three-step recess process that yields a barrier thickness in the intrinsic region, t ins , of about 4 nm. In this work, we have devices with L g values in the range of 30 to 130 nm. Fig. 3 shows STEM images of a fabricated 30 nm device. The side-recess-length (L side ) was set at 80 nm. injection technique, R s *, as a function of gate length [8] . The source resistance R s can be extracted by linear extrapolation to zero Lg. The extracted R s of I-HEMT is 0.27 Ω.mm, in contrast with 0.22 Ω.mm for the normal HEMT. Further improvement in I ON can be obtained through optimization of the epitaxial design to achieve lower R s . 
Microwave and Logic Performance
Microwave performance was characterized from 0.5 to 40 GHz. On-wafer open and short patterns were used to subtract pad capacitances and inductances from the measured device S-parameters. Fig. 9 plots the f T and f max as a function of V GS at V DS = 0.8 V for L g =30 nm Inverted and normal HEMTs. Excellent values of f T = 500 GHz and f max = 550 GHz have been obtained for the I-HEMT. These are the highest values of f T and f max ever reported in an Inverted HEMT. f T is lower than in the normal HEMT but f max is significantly higher. This is due to improved output conductance (g o ) characteristics. In order to understand the somehow reduced f T of the inverted HEMT, Fig. 10 shows extrinsic (g m,ext ) and intrinsic peak transconductance (g mi ) which is extracted from S-parameters after removal of source and drain resistance. g mi for the Inverted HEMT is lower than that of normal HEMT. This comes from somehow poorer transport in the channel which also manifests itself through a lower electron mobility in the epitaxial structure (μ e ~ 9,800 vs. 11,000 cm 2 /V.s in the normal HEMT). This is a known drawback of the inverted HEMT design with arises from increased interface roughness of the reverse InGaAs/InAlAs interface [9] . Improved epitaxial growth techniques should mitigate this problem.
To identify the significance of the results obtained in this work, we have benchmarked the logic performance of our devices against advanced Si CMOS technologies. Fig. 11 summarizes the subthreshold swing against L g for our inverted HEMT together with normal HEMTs, as well as advanced Si CMOS. Excellent electrostatic integrity is evident. A similar result is obtained for DIBL. We have also performed a rigorous comparison of the logic performance of our inverted and normal HEMTs with L g = 30 nm and stateof-the-art 65 nm Si CMOS which has a similar gate length [3, 5] . takes into account the forward gate leakage current and it is a more appropriate figure of merit for devices that suffer from significant gate leakage [5] . We find that at an I leak of 100 nA/μm, 30 nm Inverted HEMT exhibit 29% higher current drive (I ON ) than 65 nm High Performance (HP) CMOS technology with L g = 35 nm and 20 % higher current drive (I ON ) than normal HEMT with L g = 30 nm.
Conclusions
We have demonstrated 30 nm In 0.7 Ga 0.3 As Inverted HEMTs with outstanding logic performance, scalability and high frequency characteristics. In particular, 30 nm devices exhibit g m,max = 1.27 mS/μm, S = 83 mV/dec, DIBL = 118 mV/V, I ON /I OFF = 4 × 10 4 , at V DS = 0.5 V, and f T = 500 and f max = 550 GHz at V DS = 0.8 V. The removal of dopants from the barrier suppresses forward gate leakage current by over 100X. This works suggest that III-V designs similar to an inverted HEMT but with a high-K dielectric as gate insulator have potential for scaling to very small dimensions. 
